Efficient reconfigurable techniques for VLSI arrays with 6-port switches.

This paper proposes an efficient techniques to reconfigure a two-dimensional degradable very large scale integration/wafer scale integration (VLSI/WSI) array under the row and column routing constraints, which has been shown to be NP-complete. The proposed VLSI/WSI array consists of identical proces...

全面介绍

书目详细资料
发表在:IEEE Transactions on VLSI systems 13, 8 (2005).
主要作者: Wu Jigang
格式: 文件
语言:English
主题: