Yu Cao. Switch-factor based loop RLC modeling for efficient timing analysis. IEEE Transactions on VLSI systems.
शिकागो शैली (17वां संस्करण) प्रशस्ति पत्रYu Cao. "Switch-factor Based Loop RLC Modeling for Efficient Timing Analysis." IEEE Transactions on VLSI Systems .
एमएलए (9वां संस्करण) प्रशस्ति पत्रYu Cao. "Switch-factor Based Loop RLC Modeling for Efficient Timing Analysis." IEEE Transactions on VLSI Systems, .
चेतावनी: ये उद्धरण हमेशा 100% सटीक नहीं हो सकते हैं.