Variable tapered pareto buffer design and implementation allowing run-time configuration for low-power embedded SRAMs.

This paper presents a novel formalized technique for variable tapered buffer design achieving Pareto optimal energy-delay tradeoffs. Our main focus lies on the drivers typically found in embedded SRAMs. Much work has been done for variable tapered buffer design explicitly targeting energy (and/or ar...

Fuld beskrivelse

Bibliografiske detaljer
Udgivet i:IEEE Transactions on VLSI systems 13, 10 (2005).
Hovedforfatter: Hua Wang
Format: Article
Sprog:English
Fag: