Hallschmid, P. Routing architecture optimizations for high-density embedded programmable IP cores. IEEE Transactions on VLSI systems.
शिकागो शैली (17वां संस्करण) प्रशस्ति पत्रHallschmid, P. "Routing Architecture Optimizations for High-density Embedded Programmable IP Cores." IEEE Transactions on VLSI Systems .
एमएलए (9वां संस्करण) प्रशस्ति पत्रHallschmid, P. "Routing Architecture Optimizations for High-density Embedded Programmable IP Cores." IEEE Transactions on VLSI Systems, .
चेतावनी: ये उद्धरण हमेशा 100% सटीक नहीं हो सकते हैं.