Energy- and time-efficient matrix multiplication on FPGAs.
We develop new algorithms and architectures for matrix multiplication on configurable devices. These have reduced energy dissipation and latency compared with the state-of-the-art field-programmable gate array (FPGA)-based designs. By profiling well-known designs, we identify "energy hot spots&...
| Argitaratua izan da: | IEEE Transactions on VLSI systems 13, 11 (2005). |
|---|---|
| Egile nagusia: | |
| Formatua: | Artikulua |
| Hizkuntza: | English |
| Gaiak: |