Impact of interfacial layer and transition region on gate current performance for high-K gate dielectric stack its tradeoff with gate capacitance.

Stacked gate dielectrics are modeled with respect to the impact on the leakage current of interfacial layers and transition regions, considering the tradeoff with the gate capacitance. A Franz 2-band dispersion model is used. Low-EOT and low-gate-current regimes are explored theoretically using reas...

全面介紹

書目詳細資料
發表在:IEEE Transactions on electron devices 50, 2 (2003).
主要作者: Yang-Yu Fan
格式: Article
語言:English
主題: