APA aipamena

Yang-Yu Fan. Impact of interfacial layer and transition region on gate current performance for high-K gate dielectric stack: Its tradeoff with gate capacitance. IEEE Transactions on electron devices.

Chicago Style aipamena

Yang-Yu Fan. "Impact of Interfacial Layer and Transition Region on Gate Current Performance for High-K Gate Dielectric Stack: Its Tradeoff with Gate Capacitance." IEEE Transactions on Electron Devices .

MLA aipamena

Yang-Yu Fan. "Impact of Interfacial Layer and Transition Region on Gate Current Performance for High-K Gate Dielectric Stack: Its Tradeoff with Gate Capacitance." IEEE Transactions on Electron Devices, .

Kontuz: berrikusi erreferentzia hauek erabili aurretik.