Using word-level ATPG and modular arithmetic constraint-solving techniques for assertion property checking.

We present a new approach to checking assertion properties for register-transfer level (RTL) design verification. Our approach combines structural word-level automatic test pattern generation (ATPG) and modular arithmetic constraint-solving techniques to solve the constraints imposed by the target a...

Mô tả đầy đủ

Chi tiết về thư mục
Xuất bản năm:IEEE Transactions on computer-aided design of integrated circuits and systems 20, 3 (2001).
Tác giả chính: Chung-Yang Huan
Định dạng: Bài viết
Ngôn ngữ:English
Những chủ đề: