Chun-Yao Wang. Automatic interconnection rectification for SoC design verification based on the port order fault model. IEEE Transactions on computer-aided design of integrated circuits and systems.
Čikaški stil citiranja (17. izdanje)Chun-Yao Wang. "Automatic Interconnection Rectification for SoC Design Verification Based on the Port Order Fault Model." IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems .
MLA način citiranja (9. izdanje)Chun-Yao Wang. "Automatic Interconnection Rectification for SoC Design Verification Based on the Port Order Fault Model." IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, .
Upozorenje: Ovi citati možda nisu uvijek 100% točni.