Fast on-chip inductance simulation using a precorrected-FFT method.
In this paper, a precorrected-fast-Fourier-transform (FFT) approach for fast and highly accurate simulation of circuits with on-chip inductance is proposed. This work is motivated by the fact that circuit analysis and optimization methods based on the partial element equivalent circuit model require...
| Published in: | IEEE Transactions on computer-aided design of integrated circuits and systems 22, 1 (2003). |
|---|---|
| Main Author: | |
| Format: | Article |
| Language: | English |
| Subjects: |