Jih-Jeen Chen. Test pattern generation and clock disabling for simultaneous test time and power reduction. IEEE Transactions on computer-aided design of integrated circuits and systems.
Čikaški stil citiranja (17. izdanje)Jih-Jeen Chen. "Test Pattern Generation and Clock Disabling for Simultaneous Test Time and Power Reduction." IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems .
MLA način citiranja (9. izdanje)Jih-Jeen Chen. "Test Pattern Generation and Clock Disabling for Simultaneous Test Time and Power Reduction." IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, .
Upozorenje: Ovi citati možda nisu uvijek 100% točni.