Chabini, N. Methods for minimizing dynamic power consumption in synchronous designs with multiple supply voltages. IEEE Transactions on computer-aided design of integrated circuits and systems.
Chicago-referens (17:e uppl.)Chabini, N. "Methods for Minimizing Dynamic Power Consumption in Synchronous Designs with Multiple Supply Voltages." IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems .
MLA-referens (9:e uppl.)Chabini, N. "Methods for Minimizing Dynamic Power Consumption in Synchronous Designs with Multiple Supply Voltages." IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, .
Varning: dessa hänvisningar är inte alltid fullständigt riktiga.