Bit-rate sensitivity of filter-bank-based VDSL transmission to timing errors.

Bit-rate sensitivity of filter-bank-based VDSL transmission to timing errors.

The performance degradation of filter-bank-based multicarrier transmission due to timing errors is investigated. The receiver is made of a fractionally spaced linear or decision-feedback equalizer designed for some sampling phase. The actual sampling phase is different and the impact of the differen...

Disgrifiad llawn

Manylion Llyfryddiaeth
Cyhoeddwyd yn:IEEE Transactions on communications 49, 2 (2001).
Prif Awdur: Louveaux, J.
Fformat: Erthygl
Iaith:English
Pynciau:
Bit-rate sensitivity.
Decision-feedback equalizers.
Filter-bank-based VDSL transmission.
Filter-bank-based multicarrier transmission.
Fractionally spaced linear or decision-feedback equalizer.
Interpolation.
Jitter.
Performance degradation.
Receiver.
Sampling phase error.
Timing errors.