Near-optimal PLL design for decision-feedback carrier and timing recovery.

A new design method is presented for the design of PLL loop filters for carrier recovery, bit timing, or other synchronization loops given the phase noise spectrum and noise level. Unlike the conventional designs, our design incorporates a possible large decision delay and S-curve slope uncertainty....

Πλήρης περιγραφή