Design of packet-fair queuing schedulers using a RAM-based searching engine.

The implementation of packet-fair queuing (PFQ) schedulers, which aim at approximating the generalized processor sharing (GPS) policy, is a central issue for providing multimedia services with various quality-of-service (QoS) requirements in packet-switching networks. In the PFQ scheduler, packets a...

Full description

Bibliographic Details
Published in:	IEEE Journal on selected areas in communications 17, 6 (1999).
Main Author:	Chao, H.J
Format:	Article
Language:	English
Subjects:	FPGA chips. GPS policy. PFQ schedulers. QoS. RAM-based searching engine. Aging. Field programmable gate array. Generalized processor sharing policy. Hierarchical searching. Multimedia services. Overflow. Packet-fair queuing schedulers. Packet-switching network. Quality-of-service. Searching process. Shaper-scheduler. Tree data structure. Two-dimensional RSE architecture.