A 125 μW , Fully Scalable MPEG-2 and H.264

A low-power dual-standard video decoder has been developed for mobile applications. It supports MPEG-2 SP@ML and H.264/AVC BL@L4 video decoding in a single chip and features a scalable architecture to reach area/power efficiency. This chip integrates diverse algorithms of MPEG-2 and H.264/AVC to red...

Full description

Bibliographic Details
Published in:	IEEE Journal of solid state circuits 42, 1 (2007).
Main Author:	Liu, T.-M
Format:	Article
Language:	English
Subjects:	0.18 micron. 1 V. 1.15 MHz. 108 muW. 125 muW. CMOS technology. H.264/AVC BL@L4. MPEG-2 SP@ML. Bandwidth scalability. Deblocking filter. Domain-pipelined scalability. Internal memory size reduction. Inverse discrete cosine transform. Line-pixel-lookahead scheme. Low-power motion compensation. Memory power reduction. Mobile communication. Pipelined structure. Power dissipation. Quarter-common intermediate format sequences. Video coding. Video decoding.