A 1-MHZ bandwidth 3.6-GHz 0.18-μm CMOS fractional-N synthesizer utilizing a hybrid PFD
A frequency synthesizer architecture capable of simultaneously achieving high closed-loop bandwidth and low output phase noise is presented. The proposed topology uses a mismatch compensated, hybrid phase/frequency detector and digital-to-analog converter (PFD/DAC) circuit to perform active cancella...
| Yayımlandı: | IEEE Journal of solid state circuits 41, 4 (2006). |
|---|---|
| Yazar: | |
| Materyal Türü: | Makale |
| Dil: | English |
| Konular: |