A 40-Gb
A phase-locked clock and data recovery circuit incorporates a multiphase LC oscillator and a quarter-rate bang-bang phase detector. The oscillator is based on differential excitation of a closed-loop transmission line at evenly spaced points, providing half-quadrature phases. The phase detector empl...
| Published in: | IEEE Journal of solid state circuits 38, 12 (2003). |
|---|---|
| Main Author: | |
| Format: | Article |
| Language: | English |
| Subjects: |