A 1.5-V 12-bit power-efficient continuous-time third-order ΣΔ modulator.
This paper presents the design strategy, implementation, and experimental results of a power-efficient third-order low-pass ΣΔ analog-to-digital converter (ADC) using a continuous-time (CT) loop filter. The loop filter has been implemented by using active RC integrators. Several power optimizations,...
| Publicat a: | IEEE Journal of solid state circuits 38, 8 (2003). |
|---|---|
| Autor principal: | |
| Format: | Article |
| Idioma: | English |
| Matèries: |