A 500-Mb

A 500-Mb

Two eight-state 7-bit soft-output Viterbi decoders matched to an EPR4 channel and a rate-8/9 convolutional code are implemented in a 0.18-μm CMOS technology. The throughput of the decoders is increased through architectural transformation of the add-compare-select recursion, with a small area overhe...

Description complète

Détails bibliographiques
Publié dans:IEEE Journal of solid state circuits 38, 7 (2003).
Auteur principal: Engling Yeo
Format: Article
Langue:English
Sujets:
0.18 micron.
1.8 V.
500 Mbit/s.
CMOS technology.
EPR4 channel.
Shannon limit.
Add-compare-select recursion architecture.
Information rate.
Rate-8/9 convolutional code.
Register exchange.
Soft-output Viterbi decoder.
Survivor-path decoding logic.
Turbo code.