A self-controllable voltage level (SVL) circuit and its low-power high-speed CMOS circuit applications.

A self-controllable voltage level (SVL) circuit which can supply a maximum dc voltage to an active-load circuit on request or can decrease the dc voltage supplied to a load circuit in standby mode was developed. This SVL circuit can drastically reduce standby leakage power of CMOS logic circuits wit...

সম্পূর্ণ বিবরণ

গ্রন্থ-পঞ্জীর বিবরন
প্রকাশিত:IEEE Journal of solid state circuits 38, 7 (2003).
প্রধান লেখক: Enomoto, T.
বিন্যাস: প্রবন্ধ
ভাষা:English
বিষয়গুলি: