A 1.8-V 6-bit 1.3-GHz flash ADC in 0.25-μm CMOS.

A 1.8-V 6-bit 1.3-GHz flash ADC in 0.25-μm CMOS.

The design and optimization of a high-speed low-voltage CMOS flash analog-to-digital converter (ADC) are presented. The optimization procedures used during the design give the needed specifications of the different building blocks. Also, an extensive description of the implemented digital error corr...

Cijeli opis

Bibliografski detalji
Izdano u:IEEE Journal of solid state circuits 38, 7 (2003).
Glavni autor: Uyttenhove, K.
Format: Članak
Jezik:English
Teme:
0.25 micron.
1.3 GHz.
1.8 V.
6 bit.
600 mW.
CMOS.
Digital error correction technique.
Flash ADC.
High-speed converter.
Low-voltage converter.
Optimization procedures.
Sampling speed.
Signal-to-noise-plus-distortion ratio.
Total active area.
Total power consumption.