A single-chip MPEG-2 codec based on customizable media embedded processor.

A single-chip MPEG-2 MP@ML codec, integrating 3.8M gates on a 72-mm2 die, is described. The codec employs a heterogeneous multiprocessor architecture in which six microprocessors with the same instruction set but different customization execute specific tasks such as video and audio concurrently. Th...

全面介紹

書目詳細資料
發表在:IEEE Journal of solid state circuits 38, 3 (2003).
主要作者: Ishiwata, S.
格式: Article
語言:English
主題: