Iterative decoder architectures.
Implementation constraints on iterative decoders applying message-passing algorithms are investigated. Serial implementations similar to traditional microprocessor datapaths are compared against architectures with multiple processing elements that exploit the inherent parallelism in the decoding alg...
| Publicado en: | IEEE Communications magazine 41, 8 (2003). |
|---|---|
| Autor principal: | |
| Formato: | Artículo |
| Lenguaje: | English |
| Materias: |