All digital phase-locked loop frequency synthesizer
The project objective is to design a phase-locked loop frequency synthesizer using only digital components. The pll is tasked to ensure that the frequency generated is stable. Various phase-locked loop design blocks has been tested to know which could be best adapted to the ADPLL system. Because of...
| Main Author: | |
|---|---|
| Format: | Thesis |
| Language: | English |
| Published: |
1997.
|
| Subjects: |