Implementation of a dynamically reconfigurable encoder-decoder multiplier system using FPGAs

This project is a proof of concept that demonstrates the advantages of in-system reconfiguration and the flexibility of the Field Programmable Gate Array as a reconfigurable unit. Field Programmable Gate Arrays or FPGA's are devices that feature a gate-array like architecture with a matrix of c...

Descrizione completa

Dettagli Bibliografici

Autore principale:	Antonio, Ginia G.
Altri autori:	Raquepo, Lucita P.
Natura:	Tesi
Lingua:	English
Pubblicazione:	1999.
Soggetti:	Field programmable gate arrays. Error-correcting codes (Information theory) Encoder-decoder-multiplier system. Hamming code. Multiplier system.