Implementation of a dynamically reconfigurable encoder-decoder multiplier system using FPGAs
This project is a proof of concept that demonstrates the advantages of in-system reconfiguration and the flexibility of the Field Programmable Gate Array as a reconfigurable unit. Field Programmable Gate Arrays or FPGA's are devices that feature a gate-array like architecture with a matrix of c...
| 主要作者: | |
|---|---|
| 其他作者: | |
| 格式: | Thesis |
| 語言: | English |
| 出版: |
1999.
|
| 主題: |