A study of the effects of noise matching on the design of RF CMOS low noise amplifiers
This thesis presents a study of the effects of optimizing for noise in RF CMOS low noise amplifiers. The effects of (1) the input transistor gate bias voltage, (2) the cascode transistor bias voltage, (3) the supply voltage, (4) source and drain inductors, (5) voltage divider capacitors, (6) capacit...
| Prif Awdur: | |
|---|---|
| Fformat: | Traethawd Ymchwil |
| Iaith: | English |
| Cyhoeddwyd: |
2005.
|
| Pynciau: |