<?xml version="1.0" encoding="UTF-8"?>
<collection xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.loc.gov/MARC21/slim http://www.loc.gov/standards/marcxml/schema/MARC21slim.xsd" xmlns="http://www.loc.gov/MARC21/slim">
 <record>
  <leader>00000nam a22000007i 4500</leader>
  <controlfield tag="001">UP-8027390931311683895</controlfield>
  <controlfield tag="003">Buklod</controlfield>
  <controlfield tag="005">20250303155108.0</controlfield>
  <controlfield tag="006">m    |o  d |      </controlfield>
  <controlfield tag="007">cr |||||||||||</controlfield>
  <controlfield tag="008">250303s2021    xx         u        eng  </controlfield>
  <datafield tag="020" ind1=" " ind2=" ">
   <subfield code="a">9783030505332 (eBook)</subfield>
  </datafield>
  <datafield tag="035" ind1=" " ind2=" ">
   <subfield code="a">(Buklod)UP-8027295163992815161</subfield>
  </datafield>
  <datafield tag="040" ind1=" " ind2=" ">
   <subfield code="a">DLC</subfield>
   <subfield code="d">DENGII</subfield>
   <subfield code="e">rda</subfield>
  </datafield>
  <datafield tag="041" ind1=" " ind2=" ">
   <subfield code="a">eng</subfield>
  </datafield>
  <datafield tag="084" ind1=" " ind2=" ">
   <subfield code="a">QA 76.5</subfield>
   <subfield code="b">M49 2021eb</subfield>
  </datafield>
  <datafield tag="100" ind1="0" ind2=" ">
   <subfield code="a">Meyer-Baese, Uwe </subfield>
   <subfield code="e">author.</subfield>
  </datafield>
  <datafield tag="245" ind1="0" ind2="0">
   <subfield code="a">Embedded microprocessor system design using FPGAs</subfield>
   <subfield code="c">Uwe Meyer-Baese.</subfield>
  </datafield>
  <datafield tag="264" ind1=" " ind2="1">
   <subfield code="a">Cham, Switzerland</subfield>
   <subfield code="b">Springer</subfield>
   <subfield code="c">[2021]</subfield>
  </datafield>
  <datafield tag="300" ind1=" " ind2=" ">
   <subfield code="a">1 online resource.</subfield>
  </datafield>
  <datafield tag="336" ind1=" " ind2=" ">
   <subfield code="a">text</subfield>
   <subfield code="b">txt</subfield>
   <subfield code="2">rdacontent</subfield>
  </datafield>
  <datafield tag="337" ind1=" " ind2=" ">
   <subfield code="a">computer</subfield>
   <subfield code="2">rdamedia</subfield>
  </datafield>
  <datafield tag="338" ind1=" " ind2=" ">
   <subfield code="a">online resource</subfield>
   <subfield code="b">nc</subfield>
   <subfield code="2">rdacarrier</subfield>
  </datafield>
  <datafield tag="505" ind1="0" ind2="0">
   <subfield code="a">Embedded Microprocessor Systems Basics -- FPGA Devices, Boards, and Design Tools -- Microprocessor Component Design in VHDL -- Microprocessor Component Design in Verilog -- Microprocessor Programming in C/C++ -- Software Tools for Embedded Microprocessors Systems -- Design of the PicoBlaze Softcore Microprocessor -- Software tools for the PicoBlaze Softcore Microprocessor -- Altera/Intel Nios Embedded Microprocessor -- Xilinx MicroBlaze Embedded Microprocessor -- ARMv7 Cortex-A9 Embedded Microprocessor.</subfield>
  </datafield>
  <datafield tag="506" ind1=" " ind2=" ">
   <subfield code="a">IP based subscription, on campus and remote access</subfield>
   <subfield code="c">Access via Electronic Resources of the UPD Engineering Library and University Library websites.</subfield>
  </datafield>
  <datafield tag="520" ind1="0" ind2=" ">
   <subfield code="a">This textbook for courses in Embedded Systems introduces students to necessary concepts, through a hands-on approach. It gives a great introduction to FPGA-based microprocessor system design using state-of-the-art boards, tools, and microprocessors from Altera/Intel® and Xilinx®. HDL-based designs (soft-core), parameterized cores (Nios II and MicroBlaze), and ARM Cortex-A9 design are discussed, compared and explored using many hand-on designs projects. Custom IP for HDMI coder, Floating-point operations, and FFT bit-swap are developed, implemented, tested and speed-up is measured. Downloadable files include all design examples such as basic processor synthesizable code for Xilinx and Altera tools for PicoBlaze, MicroBlaze, Nios II and ARMv7 architectures in VHDL and Verilog code, as well as the custom IP projects. Each Chapter has a substantial number of short quiz questions, exercises, and challenging projects. Explains soft, parameterized, and hard core systems design tradeoffs; Demonstrates design of popular KCPSM6 8 Bit microprocessor step-by-step; Discusses the 32 Bit ARM Cortex-A9 and a basic processor is synthesized; Covers design flows for both FPGA Market leaders Nios II Altera/Intel and MicroBlaze Xilinx system; Describes Compiler-Compiler Tool development; Includes a substantial number of Homework’s and FPGA exercises and design projects in each chapter.</subfield>
  </datafield>
  <datafield tag="533" ind1=" " ind2=" ">
   <subfield code="a">Electronic reproduction</subfield>
   <subfield code="b">Cham, Switzerland</subfield>
   <subfield code="c">Springer</subfield>
   <subfield code="d">2021</subfield>
   <subfield code="n">Available via World Wide Web through SpringerLink.</subfield>
  </datafield>
  <datafield tag="650" ind1=" " ind2="0">
   <subfield code="a">Microprocessors.  </subfield>
  </datafield>
  <datafield tag="650" ind1=" " ind2="0">
   <subfield code="a">Electronic books.</subfield>
  </datafield>
  <datafield tag="856" ind1="4" ind2="0">
   <subfield code="a">Also available remotely for the University of the Philippines System via SpringerLink. Click here to access thru EZproxy</subfield>
   <subfield code="u">https://link-springer-com.ezproxy.engglib.upd.edu.ph/book/10.1007/978-3-030-50533-2</subfield>
  </datafield>
  <datafield tag="856" ind1="4" ind2="0">
   <subfield code="a">Available for University of the Philippines System via SpringerLink.  Click here to access</subfield>
   <subfield code="u">https://doi.org/10.1007/978-3-030-50533-2</subfield>
  </datafield>
  <datafield tag="905" ind1=" " ind2=" ">
   <subfield code="a">FO</subfield>
  </datafield>
  <datafield tag="852" ind1="0" ind2=" ">
   <subfield code="a">UPD</subfield>
   <subfield code="b">DENG-II</subfield>
   <subfield code="h">QA 76.5</subfield>
   <subfield code="i">M49 2021eb</subfield>
  </datafield>
  <datafield tag="942" ind1=" " ind2=" ">
   <subfield code="a">Electronic Resource</subfield>
  </datafield>
 </record>
</collection>
