Finite state machines in hardware theory and design (with VHDL and SystemVerilog)

Finite state machines in hardware theory and design (with VHDL and SystemVerilog)

Näytä kaikki versiot (2)
Bibliografiset tiedot
Päätekijä: Pedroni, Volnei A. (Tekijä)
Aineistotyyppi: Electronic Resource
Kieli:English
Julkaistu: Cambridge, Massachusetts The MIT Press [2013]
Aiheet:
Electronic books.
SystemVerilog (Computer hardware description language)
VHDL (Computer hardware description language)
Sequential machine theory > Data processing.
Computer systems > Mathematical models.
Linkit:Click here to access thru EZproxy
Click here to access