Gate current cancellation using replica PMOS and digital feedback for temperature coefficient reduction in ultra-low power voltage references
| Hoofdauteur: | |
|---|---|
| Andere auteurs: | |
| Formaat: | Thesis |
| Taal: | English |
| Onderwerpen: | |
| Online toegang: | Abstract |
| Hoofdauteur: | |
|---|---|
| Andere auteurs: | |
| Formaat: | Thesis |
| Taal: | English |
| Onderwerpen: | |
| Online toegang: | Abstract |