Designing a verilog HDL algorithm for the data path and control of a pipelined central processing unit design অনুযায়ী Yap, Roderick