Loop-based interconnect modeling and optimization approach for multigigahertz clock network design. 由 Xuejue Huang