Loop-based interconnect modeling and optimization approach for multigigahertz clock network design. 著者: Xuejue Huang