Arama Sonuçları - Taraate, Vaibbhav
-
1
ASIC design and synthesis RTL design using Verilog
Baskı/Yayın Bilgisi 2021Also available remotely for the University of the Philippines System via SpringerLink. Click here to access thru EZproxy
Available for University of the Philippines System via SpringerLink. Click here to access
Electronic Resource
-
2
Digital logic design using Verilog coding and RTL synthesis
Baskı/Yayın Bilgisi 2016Available for University of the Philippines System via SpringerLink. Click here to access
Also available remotely for University of the Philippines System via SpringerLink. Click here to access thru EZproxy
Electronic Resource -
3
PLD based design with VHDL RTL design, synthesis and implementation
Baskı/Yayın Bilgisi 2017Available for University of the Philippines Diliman via SpringerLink. Click here to access
Also available remotely for University of the Philippines Diliman via SpringerLink. Click here to access thru EZproxy
Electronic Resource -
4
Logic synthesis and SOC prototyping RTL design using VHDL
Baskı/Yayın Bilgisi 2020Available for University of the Philippines Diliman via SpringerLink. Click here to access
Also available remotely for University of the Philippines Diliman via SpringerLink. Click here to access thru EZproxy
Electronic Resource -
5
Advanced HDL synthesis and SOC prototyping RTL design using verilog
Baskı/Yayın Bilgisi 2019Available for University of the Philippines Diliman via SpringerLink. Click here to access
Also available remotely for University of the Philippines Diliman via SpringerLink. Click here to access thru EZproxy
Electronic Resource