Showing 1 - 1 results of 1 for search 'Medina, Keone Karl Apadua', query time: 0.01s Refine Results
  1. 1

    Implementation of a Least Mean Squares (LMS) based ITU-T G.168 digital network echo canceller on a Xilinx Virtex 5 SXT FPGA by Medina, Keone Karl Apadua

    Thesis

    Implementation of a Least Mean Squares (LMS) based ITU-T G.168 digital network echo canceller on a Xilinx Virtex 5 SXT FPGA

Search Tools: