1 - 2 toradh á dtaispeáint as 2 toradh san iomlán ar an gcuardach 'Jaesik Lee', am iarratais: 0.01s
Beachtaigh na torthaí
-
1
A 6-b 12-GSamples de réir Jaesik Lee
Foilsithe in IEEE Journal of solid state circuitsGairmuimhir: loading...
Suíomh: loading...Alt loading... -
2
Chip-level charged-device modeling and simulation in CMOS integrated circuits. de réir Jaesik Lee
Gairmuimhir: loading...
Suíomh: loading...Alt loading...